

PCT



特許協力条約に基づいて公開された国際出願

(51) 国際特許分類6 H01L 21/82, 21/822, 27/04, 27/08		A1	(11) 国際公開番号 WO00/65650
			(43) 国際公開日 2000年11月2日(02.11.00)
(21) 国際出願番号 PCT/JP99/02140		(81) 指定国 JP, KR, US	
(22) 国際出願日 1999年4月22日(22.04.99)		添付公開書類 国際調査報告書	
<p>(71) 出願人 (米国を除くすべての指定国について) 株式会社 日立製作所(HITACHI, LTD.)[JP/JP] 〒101-8010 東京都千代田区神田駿河台四丁目6番地 Tokyo, (JP)</p> <p>(72) 発明者 ; および (73) 発明者 / 出願人 (米国についてのみ) 小山明夫[KOYAMA, Akio][JP/JP] 〒198-8512 東京都青梅市新町六丁目16番地の3 株式会社 日立製作所 デバイス開発センタ内 Tokyo, (JP)</p> <p>(74) 代理人 弁理士 筒井大和(TSUTSUI, Yamato) 〒160-0023 東京都新宿区西新宿7丁目22番45号 N.S. Excel 301 筒井国際特許事務所 Tokyo, (JP)</p> <p><input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/></p>			
<p>(54) Title: SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE</p> <p>(54) 発明の名称 半導体装置およびその製造方法</p>			
<p>(57) Abstract</p> <p>A source/drain region and a power supply conductor (2) (VDD) of an unused p-channel MISFET (Qp) are electrically connected, while a source/drain region and a power supply conductor (2) (VSS) of an n-channel MISFET (Qn) are electrically connected. Switch elements (3SW1) and (3SW2) are composed of a p-channel MISFET (Qp) and an n-channel MISFET (Qn), respectively, in a standard cell (1), and a plurality of such switch elements are distributed in a n-well (NWELL) and a p-well (PWELL). Since the switch elements are arranged between the power supply conductor and the well, the threshold voltage of the transistors formed in the wells is controlled by the on-off control of the switches, and noises are reduced in the wells.</p>			

ABSTRACT OF THE DISCLOSURE

The semiconductor regions for source and drain of unused p-channel type MISFETQ_p and the power supply wiring 2VDD are electrically connected and the semiconductor regions for source and drain of n-channel type MISFETQ_n and the power supply wiring 2VSS are electrically connected. Moreover, the switch elements 3SW1, 3SW2 are formed of the p-channel type MISFETQ_p and n-channel type MISFETQ_n in the basic cells and these switch elements 3SW1, 3SW2 are discretely arranged in the n-well NWL and p-well PWL. Thereby, noise generated in the wells can be reduced in the semiconductor device where the switch elements are provided between the power supply wiring and wells and the threshold voltage of transistor formed in the well can be controlled through the ON/OFF controls of such switch elements.